

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/678,175	09/28/2000	Victor Konrad	042390.P9573	2921
7590 11/20/2003			EXAMINER	
Eric S Hyman Blakely Sokoloff Taylor & Zafman LLP 12400 Wilshire Boulevard 7th Floor			ROSSOSHEK, YELENA	
			ART UNIT	PAPER NUMBER
Los Angeles, (	CA 90025		2825	
			DATE MAILED: 11/20/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

		:	M
	Application No.	Applicant(s)	
·	09/678,175	KONRAD ET AL.	
Office Action Summary	Examiner	Art Unit	
·	Helen B Rossoshek	2825	
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet wi	th the correspondence address -	
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a repl - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	136(a). In no event, however, may a r ly within the statutory minimum of thin will apply and will expire SIX (6) MON e, cause the application to become AB	eply be timely filed  y (30) days will be considered timely. THS from the mailing date of this communications ANDONED (35 U.S.C. § 133).	ation.
1) Responsive to communication(s) filed on 18 S	September 2003.		
2a) This action is <b>FINAL</b> . 2b) ⊠ This	action is non-final.	;	
3) Since this application is in condition for allowa closed in accordance with the practice under B			s is
Disposition of Claims			
4) ☐ Claim(s) 1-3,6-19 and 22-40 is/are pending in 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 1-3, 6-19, 22-40 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and/or	wn from consideration.	÷	
Application Papers	·		
9) The specification is objected to by the Examine 10) The drawing(s) filed on 28 September 2000 is/ Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Example 11 U.S.C. §§ 119 and 120	/are: a)⊠ accepted or b) e drawing(s) be held in abeyar ction is required if the drawing	nce. See 37 CFR 1.85(a). (s) is objected to. See 37 CFR 1.12	
12) Acknowledgment is made of a claim for foreig	n priority under 35 H S C	8 110(a)-(d) or (f)	
a) All b) Some * c) None of:  1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea  * See the attached detailed Office action for a list 13) Acknowledgment is made of a claim for domest since a specific reference was included in the fir 37 CFR 1.78.  a) The translation of the foreign language pro 14) Acknowledgment is made of a claim for domest reference was included in the first sentence of the	ts have been received. ts have been received in A prity documents have been tu (PCT Rule 17.2(a)). t of the certified copies not tic priority under 35 U.S.C. rest sentence of the specific tovisional application has b tic priority under 35 U.S.C.	pplication No received in this National Stage received. § 119(e) (to a provisional application or in an Application Data seen received. §§ 120 and/or 121 since a spec	cation) Sheet. cific
Attachment(s)	_		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	·	Summary (PTO-413) Paper No(s) nformal Patent Application (PTO-152)	<b></b> ·
3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)		· ·	

U.S. Patent and Trademark Office PTOL-326 (Rev. 11-03)

### **DETAILED ACTION**

1. This office action is in response to the application 09/678,175 filed 09/28/2000 and amendment filed 09/18/2003.

2. Claims 1-3, 6-19 and 22-40 remain pending in the application. Claims 4, 5, 20, 21 have been canceled from the application. Claims 29-40 have been added to the application.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

4. Claims 10, 12-14, 24 and 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Katkoori et al. ("Simulation based architectural power estimation for PLA-based controllers").

As to claims 10 and 24 Katkoori et al. teaches determining an optimum splitting variable for dividing a set of equations representing a programmable logic array (PLA) by specifying the number of output variables (|O|), the number of input variables (|II|) and the number of terms (|T|) for synthesizing a PLA using a set of Boolean equations (Page 122); dividing the set of equations representing the PLA into equations representing a plurality of sub-PLAs as shown on the Fig. 1 representing the PLA block as a set of sub-components (Page 122); merging outputs of the equations representing the plurality of sub-PLAs as shown as a part of the fragment of VHDL code (Page 123); determining a

as shown on the Fig. 1; applying gating logic to the topological circuit representation of the plurality of sub-PLAs within a typical PLA which is implemented as AND-OR structure which is logic of gates; controlling power consumption in the topological representation of the plurality of sub-PLAs so only one of the plurality of sub-PLAs contributes to power consumption within the modeling of power consumption due to node activity in AND plane and OR plane is more involved (Page 123).

As to claims 12-14 and 26 Katkoori et al. teaches the equations representing the plurality of sub-PLAs are divided recursively based on a determined optimum splitting variable for each equation representing a sub-PLA wherein the power characterization involves extracting equations for different sub-components of PLAs (abstract); each product of the equations representing the plurality of sub-PLAs is obtained by omitting literals in the equations representing the PLA; a product of the omitted literals is used in the topological circuit representation of the plurality of sub-PLAs to gate a clock of each product of the plurality of sub-PLAs within the minimization of equations obtained after the logic minimization (Page 123).

# Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2825

6. Claims 1-3, 6-9, 17-19, 22, 23, 29-40 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ditlow et al. (US Patent 5,311,079) in view of Shau (US Patent 6,492,835).

As to claims 1-3, 6-9, 17-19, 22, 23, 29-40 Ditlow et al. teaches determining an optimum splitting variable as input lines x<sub>1</sub>, x<sub>2</sub> and x<sub>3</sub> input Boolean variables and y<sub>1</sub> and y<sub>2</sub> as output Boolean variables (col. 3, II.44-46; II.52-54; Fig. 9); dividing a set of equations representing a programmable logic array (PLA) into a first set of equations representing a first sub-PLA and a second set of equations representing a second sub-PLA based on splitting variables (Fig. 8); determining a topological circuit representation of the equations by presenting the Fig. 2 and Fig. 3 wherein the Fig. 2 represents a first sub-PLA and Fig. 3 represents a second sub-PLA (col. 4, II.1-6); applying gating logic to the topological circuit representation of the equations representing the first sub-PLA and the equations representing the second sub-PLA as shown in the equations (col.5, II.60-67; col. 6, II.1-29; col. 8, II.34-38); and controlling power consumption in the topological circuit representation of the equations representing the first sub-PLA and the equations representing the second sub-PLA so only one of the topological circuit representation of the first sub-PLA and the second sub-PLA contributes to power consumption using the selective activation approach to activate the pullup devices (col. 2, II.65-68; col. 3, II.1-4; II.8-12). Moreover Ditlow et al. teaches merging an output of the equations representing the first sub-PLA with an output of the equations representing the second sub-PLA, wherein merging the output of the equations representing the first sub-PLA with the equations representing the second sub-PLA forms a logical equivalent of the PLA as

Art Unit: 2825

shown on the Fig. 9 which is represents the PLA/decoder and divided portion of it shown on the Fig. 2 and Fig. 3 (col. 4, II.57-62); the equations representing the first sub-PLA includes a plurality of products where the splitting variable is complemented and the equations representing the second sub-PLA includes a plurality of products where the splitting variable is uncomplemented as shown on the Fig. 2 the output lines y<sub>1</sub> and y<sub>2</sub> and product terms lines PT1-PT4 are realized in the table on the Fig. 9 and the output lines (DD, TD, CD, CC, DC) as shown on the Fig. 3 can be activated according the input lines  $x_2$  and  $x_3$  (col. 4, II.35-40); delaying a clock to an OR plane of one of the topological circuit representation of the first sub-PLA and the topological circuit representation of the second sub-PLA (col. 2, II.14-18); determining the optimum splitting variable further comprises avoiding unbalanced columns in an AND plane of the set of equations representing the PLA; and selecting a column with smallest overhead in the AND plane of the set of equations representing the PLA as shown on the Fig. 10 (col. 6, 48-54). However Ditlow et al. lacks the specifics regarding computer aided design and the layout and arrangements of OR plane in the PLA. Shau teaches the PLA to be divided is partially optimized by computer aided design (CAD) (col. 1, II.20-25); an OR plane of the topological circuit representation of the first sub-PLA is interleaved with an OR plane of the topological circuit representation of the second sub-PLA; an OR plane of the topological circuit representation of the first sub-PLA is separated from an OR plane of the topological circuit representation of the second sub-PLA as shown on the Fig. 3(c) wherein (331) and (332) are first sub-PLA and second sub-PLA respectively, (381) is a OR array of the first sub-PLA, (382) is OR array of the second

Art Unit: 2825

sub-PLA and they are separated and interleaved using domino circuits for connection between sub-PLA's and their elements (OR arrays) (col. 8, II.45-47; col. 10, II.11-14); determining a topological circuit representation of first sub-PLA and the second sub-PLA is created by computer aided design (abstract; col. 1, II.20-25). It would have been obvious to one of ordinary skill on the art at the time the invention was made to have used Shau to teach the specifics subject matter Ditlow et al. does not teach, because a large PLA is divided into smaller sub-PLA while individual sub-PLA's are controlled separately which makes it possible to save power with better performance and better cost efficiency (abstract).

7. Claims 11 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Katkoori et al. as applied to claims 10 and 24 above, and further in view of Shau.

As to claims 11 and 25 Katkoori et al. teaches the limitations from which the claims depend. However Katkoori et al. lacks specifics regarding computer-aided design. Shau teaches the PLA to be divided is partially optimized by computer aided design (CAD) (col. 1, II.20-25). It would have been obvious to one of ordinary skill on the art at the time the invention was made to have used Shau to teach the specifics subject matter Katkoori et al. does not teach, because a large PLA is divided into smaller sub-PLA while individual sub-PLA's are controlled separately which makes it possible to save power with better performance and better cost efficiency (abstract).

8. Claims 15, 16, 27 and 28 arte rejected under 35 U.S.C. 103(a) as being unpatentable over Katkoori et al. as applied to claims 10, 12, 24 and 26 above, and further in view of Ditlow et al.

Art Unit: 2825

As to claims 15, 16, 27 and 28 Katkoori et al. teaches the limitations from which the claims depend. However Katkoori et al. lacks specifics regarding AND plane. Ditlow et al. teaches determining the optimum splitting variable further comprises avoiding unbalanced columns in an AND plane of the equations representing the PLA as shown on the Fig. 7 wherein "select" column shows activated output lines for a given inputs (x2, x<sub>3</sub>) and avoiding the state of the input signal which is marked as dash (don't care or unbalanced signal) (col. 4, II.38-46); selecting a column with smallest overhead in the AND plane of the equations representing the PLA as shown on the Fig. 10, wherein the smallest value ("1" vs. "2") gives a better result of power consumption as a result of the calculations demonstrated by the equations (in the columns 5 and 6), which are PT<sub>3</sub> and PT<sub>4</sub> (product terms) and more desirable (col. 5, II.43-46; col. 6, 48-54). It would have been obvious to one of ordinary skill on the art at the time the invention was made to have used Ditlow et al. to teach the specifics subject matter Katkoori et al. does not teach, because it makes possible to activate the pullup devices associated with the product terms selectively, based upon decoding and selective activation approach, which provides a significantly greater reduction in the power consumption (col. 2, II.65-67; col. 3, II.1-3).

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Helen B Rossoshek whose telephone number is 703-305-3827. The examiner can normally be reached on 7:00-4:00.

· Art Unit: 2825

Page 8

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S Smith can be reached on 703-308-1323. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

HR

MATTHEW SMITH SUPERVISORY PATENT EXAMINER TECKNOLOGY CENTER 2800